diff options
| author | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-10-07 09:45:56 -0400 |
|---|---|---|
| committer | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-10-07 09:45:56 -0400 |
| commit | 80c6aff54ff566da376cb8f81fff31ed9eb3f95b (patch) | |
| tree | 082b976127bb653a1f28620f0826815649f2f319 /kernel/gsp_phys_gpu.h | |
| parent | 60bb3c64d2c8ed3eb9e974c17229c822fe5b1788 (diff) | |
| download | open-iov-80c6aff54ff566da376cb8f81fff31ed9eb3f95b.tar.gz open-iov-80c6aff54ff566da376cb8f81fff31ed9eb3f95b.zip | |
vgsp: m74 - R1 booking before F2 image init (context-image aux pointers) + CWD_FS readback
The one-shot GR context-image initializer (0x52a94f8, pEngCtx+0x135) runs in
F2's mapped-MAIN promote and consumes the per-VAS vaLists at that moment. With
R1 after F2 the image carries zero PATCH/PM/priv-map/global pointers; the
m72/m73 sampler signature (QMD ACTIVE then freed, FECS unloads exactly at
dispatch, no fault) is consistent with the engine context restore failing on
the empty image. gsp_phys_rmcall_gr_r1_first=1 sends R1 before F2 (default 0 =
legacy order). Post-mortem now also reads CWD_FS (0x405b00).
Diffstat (limited to 'kernel/gsp_phys_gpu.h')
| -rw-r--r-- | kernel/gsp_phys_gpu.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/kernel/gsp_phys_gpu.h b/kernel/gsp_phys_gpu.h index 939cf0f..ebed0cb 100644 --- a/kernel/gsp_phys_gpu.h +++ b/kernel/gsp_phys_gpu.h @@ -350,6 +350,10 @@ int gsp_phys_rmcall_gr_skedrec_value(void); /* m73: use host-visible sysmem chunks for V7 instance/RAMFC (m62 shape). */ int gsp_phys_rmcall_gr_inst_sys_value(void); +/* m74: send the R1 VA booking before F2's mapped-MAIN promote (image-init + * ordering; default 0 = legacy R1-after-F2). */ +int gsp_phys_rmcall_gr_r1_first_value(void); + /* * Ladder VAS ownership selector (gsp_phys_rmcall_vas_shared; default 0). * 0 = FERMI_VASPACE_A is allocated IS_EXTERNALLY_OWNED (historical ladder |