1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
#include <linux/slab.h>
#include <linux/pci.h>
#include <linux/iommu.h>
#include <linux/vmalloc.h>
#include "nvidia-vgpu-vfio.h"
#include "bar_emulation.h"
#include "irq.h"
int nv_vgpu_bar_init(struct nv_vgpu_device *vgpu)
{
struct pci_dev *pdev = vgpu->pdev;
struct nv_vgpu_bar *bar;
u64 bar_addr;
u64 bar_size;
int i, ret;
if (vgpu->dry_run) {
nv_vgpu_info(vgpu, "DRY-RUN: BAR init validation");
for (i = 0; i < 4; i++) {
bar_addr = pci_resource_start(pdev, i);
bar_size = pci_resource_len(pdev, i);
if (bar_addr && bar_size) {
nv_vgpu_info(vgpu, " BAR%d: gpa=0x%llx, size=0x%llx (%s)",
i, bar_addr, bar_size,
i == 0 ? "config" : (i == 1 ? "FB" : (i == 2 ? "I/O" : "other")));
}
}
nv_vgpu_info(vgpu, "DRY-RUN: BAR validation passed");
return 0;
}
for (i = 0; i < NV_VGPU_MAX_REGIONS; i++) {
bar = &vgpu->bars[i];
mutex_init(&bar->lock);
bar->mapped = false;
bar->trapped = false;
}
bar_addr = pci_resource_start(pdev, 0);
bar_size = pci_resource_len(pdev, 0);
if (bar_addr && bar_size) {
vgpu->bars[0].gpa = bar_addr;
vgpu->bars[0].size = bar_size;
vgpu->bars[0].vaddr = ioremap_wc(bar_addr, bar_size);
if (!vgpu->bars[0].vaddr) {
nv_vgpu_err(vgpu, "Failed to map BAR0");
return -ENOMEM;
}
vgpu->bar0_config_base = bar_addr;
nv_vgpu_info(vgpu, "BAR0: gpa=0x%llx, size=0x%llx, vaddr=%p", bar_addr, bar_size, vgpu->bars[0].vaddr);
}
bar_addr = pci_resource_start(pdev, 1);
bar_size = pci_resource_len(pdev, 1);
if (bar_addr && bar_size) {
vgpu->bars[1].gpa = bar_addr;
vgpu->bars[1].size = bar_size;
/* Emulated vidmem: a dedicated host-RAM buffer backing the guest's
* VRAM aperture. Do NOT map the host GPU's real BAR1 - guest VRAM
* accesses must hit our own clean buffer, not the (broken) host
* GPU's VRAM. Allocated lazily on first use to keep mdev create
* cheap; 256MB to match the GSCI fb size. */
vgpu->bars[1].vaddr = vzalloc(NV_VGPU_BAR1_SIZE);
if (!vgpu->bars[1].vaddr) {
nv_vgpu_err(vgpu, "Failed to allocate emulated vidmem (256MB)");
return -ENOMEM;
}
nv_vgpu_info(vgpu, "BAR1: gpa=0x%llx, size=0x%llx, emulated vidmem=%p",
bar_addr, bar_size, vgpu->bars[1].vaddr);
}
bar_addr = pci_resource_start(pdev, 2);
bar_size = pci_resource_len(pdev, 2);
if (bar_addr && bar_size) {
vgpu->bars[2].gpa = bar_addr;
vgpu->bars[2].size = bar_size;
vgpu->bars[2].vaddr = ioremap_wc(bar_addr, bar_size);
if (!vgpu->bars[2].vaddr) {
nv_vgpu_err(vgpu, "Failed to map BAR2");
return -ENOMEM;
}
nv_vgpu_info(vgpu, "BAR2: gpa=0x%llx, size=0x%llx, vaddr=%p", bar_addr, bar_size, vgpu->bars[2].vaddr);
}
bar_addr = pci_resource_start(pdev, 3);
bar_size = pci_resource_len(pdev, 3);
if (bar_addr && bar_size) {
vgpu->bars[3].gpa = bar_addr;
vgpu->bars[3].size = bar_size;
/* Emulated BAR3: dedicated host-RAM shadow. Do NOT ioremap the
* host GPU's real BAR3 - guest writes through this region must
* hit our own clean buffer, not the (running) host GPU's
* instance memory window. 32MB to match the GSCI-reported BAR3. */
vgpu->bars[3].vaddr = vzalloc(bar_size);
if (!vgpu->bars[3].vaddr) {
nv_vgpu_err(vgpu, "Failed to allocate emulated BAR3 (%llu bytes)",
(unsigned long long)bar_size);
return -ENOMEM;
}
nv_vgpu_info(vgpu, "BAR3: gpa=0x%llx, size=0x%llx, emulated shadow=%p",
bar_addr, bar_size, vgpu->bars[3].vaddr);
}
ret = nv_vgpu_bar_emul_init(vgpu);
if (ret) {
nv_vgpu_err(vgpu, "BAR emulation init failed: %d", ret);
return ret;
}
/* MSI/MSI-X is managed by nvidia.ko - don't try to set up our own */
nv_vgpu_info(vgpu, "MSI/MSI-X managed by nvidia.ko");
vgpu->fb_base = pci_resource_start(pdev, 1);
vgpu->fb_size = pci_resource_len(pdev, 1);
return 0;
}
void nv_vgpu_bar_cleanup(struct nv_vgpu_device *vgpu)
{
int i;
if (vgpu->dry_run) {
nv_vgpu_info(vgpu, "DRY-RUN: BAR cleanup (no hardware resources to release)");
return;
}
nv_vgpu_irq_teardown_msix(vgpu);
nv_vgpu_irq_teardown_msi(vgpu);
nv_vgpu_bar_emul_cleanup(vgpu);
/* Free the emulated vidmem buffer (vzalloc'd, not ioremap'd) */
if (vgpu->bars[1].vaddr) {
vfree(vgpu->bars[1].vaddr);
vgpu->bars[1].vaddr = NULL;
}
/* Free the emulated BAR3 shadow (vzalloc'd, not ioremap'd) */
if (vgpu->bars[3].vaddr) {
vfree(vgpu->bars[3].vaddr);
vgpu->bars[3].vaddr = NULL;
}
for (i = 0; i < NV_VGPU_MAX_REGIONS; i++) {
if (i == 1 || i == 3)
continue; /* shadow buffers already freed above */
if (vgpu->bars[i].vaddr) {
iounmap(vgpu->bars[i].vaddr);
vgpu->bars[i].vaddr = NULL;
}
vgpu->bars[i].mapped = false;
vgpu->bars[i].trapped = false;
vgpu->bars[i].iova = 0;
}
}
int nv_vgpu_bar_trap(struct nv_vgpu_device *vgpu, int bar_idx)
{
if (bar_idx < 0 || bar_idx >= NV_VGPU_MAX_REGIONS)
return -EINVAL;
if (!vgpu->bars[bar_idx].vaddr)
return -ENODEV;
return nv_vgpu_bar_trap_register(vgpu, bar_idx, 0, vgpu->bars[bar_idx].size);
}
void nv_vgpu_bar_untrap(struct nv_vgpu_device *vgpu, int bar_idx)
{
if (bar_idx < 0 || bar_idx >= NV_VGPU_MAX_REGIONS)
return;
nv_vgpu_bar_untrap_register(vgpu, bar_idx, 0);
}
|
