diff options
| author | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-09-26 03:21:37 -0400 |
|---|---|---|
| committer | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-09-26 03:21:37 -0400 |
| commit | 4b214ba45276a8d60161d74ffcb303a28d5f4dab (patch) | |
| tree | d7177a005c3dfa1f805388314ff1b17c4f3284ba /kernel/gsp_rm_emulation.c | |
| parent | 929d537d13c8a84130bcb73875b081ee1577504e (diff) | |
| download | open-iov-4b214ba45276a8d60161d74ffcb303a28d5f4dab.tar.gz open-iov-4b214ba45276a8d60161d74ffcb303a28d5f4dab.zip | |
gsp_rm: advertise two GRCEs on TU104 (host reports 3 async CEs of 5); CE1 shares GR's runlist/PBDMA
Diffstat (limited to 'kernel/gsp_rm_emulation.c')
| -rw-r--r-- | kernel/gsp_rm_emulation.c | 16 |
1 files changed, 9 insertions, 7 deletions
diff --git a/kernel/gsp_rm_emulation.c b/kernel/gsp_rm_emulation.c index 52cf645..7300a8f 100644 --- a/kernel/gsp_rm_emulation.c +++ b/kernel/gsp_rm_emulation.c @@ -1577,13 +1577,15 @@ static void gsp_rm_handle_ce_physical_caps(struct gsp_emu_context *ctx, out_params[4] = TU104_CE_CAPS0; out_params[5] = TU104_CE_CAPS1; - /* The GR-synchronous CEs (GRCE) are the first ones: the client - * picks the last GRCE as its compute companion ("ceForCompute", - * rm_device.c) and every non-GRCE CE becomes an async CE. With - * no GRCE at all the client's context-creation walk ends with an - * empty secondary-engine record and the engine RM alloc is issued + /* The GR-synchronous CEs (GRCE) are the ones sharing the GR + * PBDMA. The client picks the last GRCE as its compute + * companion ("ceForCompute", rm_device.c) and every non-GRCE + * CE becomes an async CE. Measured on the same silicon: two + * GRCEs (host ASYNC_ENGINE_COUNT=3 of 5); with fewer the + * client's context-creation walk ends with an empty + * secondary-engine record and the engine RM alloc is issued * with class 0. */ - if (idx == TU104_GRCE_IDX) + if (TU104_IS_GRCE(idx)) out_params[4] |= TU104_CE_CAPS0_GRCE; } else { *out_status = 0x56; /* NV_ERR_NOT_SUPPORTED */ @@ -1617,7 +1619,7 @@ static void gsp_rm_handle_ce_all_caps(struct gsp_emu_context *ctx, for (i = 0; i < TU104_NUM_CES; i++) { out_params[i * 2 + 0] = TU104_CE_CAPS0; out_params[i * 2 + 1] = TU104_CE_CAPS1; - if (i == TU104_GRCE_IDX) + if (TU104_IS_GRCE(i)) out_params[i * 2 + 0] |= TU104_CE_CAPS0_GRCE; present |= 1ULL << i; } |