diff options
| author | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-11-06 17:59:53 -0500 |
|---|---|---|
| committer | Arthur Hanson Rasmusson <arthur@vgpu.io> | 2026-11-06 17:59:53 -0500 |
| commit | fe03bfe8b20d0590d6eace6d4b3892d06de73515 (patch) | |
| tree | d64f26ea83204072a1a3a95d1fb6e11cccc4c58c /kernel/gsp_phys_gpu.c | |
| parent | 3bb62602ae1c8c453f403b2907ba2b3e94f59876 (diff) | |
| download | open-iov-fe03bfe8b20d0590d6eace6d4b3892d06de73515.tar.gz open-iov-fe03bfe8b20d0590d6eace6d4b3892d06de73515.zip | |
vgsp-gl: pair-safe synth SPH binds + per-stage bind disable
sema_gl_sph_bind_pair_safe (default 0) emits the synth SPH-BIND block
only after closing a carried-open BEGIN/END pair, removing the r1558
EC 0x0d at 0x2018/0x1614. sema_gl_sph_stage_disable (default 0, bit j =
suppress synth slot j) enables per-stage A/Bs.
r1560 (mask 0x35, pair-safe on): 13 beef launches, 0 Class Error,
DS 900400a0 (SPH5/7/18) - the synth-block fault is gone.
r1561 (stage-disable TCS): VSB 5/7 cleared but VSA/TCS validation bits
returned and GS 18 persisted; the remaining bits are stage/family state,
not a universal missing bind. Changed pages max 2; frame black.
Evidence and ranked next step: Handoff-vGPU-IO.md SESSION 155 cont 9.
Diffstat (limited to 'kernel/gsp_phys_gpu.c')
0 files changed, 0 insertions, 0 deletions