summaryrefslogtreecommitdiffstats
path: root/kernel/gsp_phys_gpu.c
diff options
context:
space:
mode:
authorArthur Hanson Rasmusson <arthur@vgpu.io>2026-10-07 15:05:08 -0400
committerArthur Hanson Rasmusson <arthur@vgpu.io>2026-10-07 15:05:08 -0400
commit6aeb72dd60aec44325d293963156f6c90f7de9f0 (patch)
tree5b9aaf6aaca4c765a4f23f948f58c4b48844e0ba /kernel/gsp_phys_gpu.c
parente6de8e91340916467c16ddd246868b04083f68a2 (diff)
downloadopen-iov-6aeb72dd60aec44325d293963156f6c90f7de9f0.tar.gz
open-iov-6aeb72dd60aec44325d293963156f6c90f7de9f0.zip
vgsp: m106 - pre-install the data PT window pool in stage 3 (pre-commit)
Post-commit UPDATE_PDE_2 installs are accepted (status 0x0) but ineffective (m94's scratch windows, m101-m105's reloc windows: the SM never resolves them), while the stage-3 ctx-window installs are honoured. Add a fixed 32-window pool at GSP_PHYS_RMCALL_VA_GR_DATA_BASE (0x100000000 + k<<21, inside the server-managed region), each backed by a module PT page installed through UPDATE_PDE_2 during stage 3; the engine data map then only writes leaf PTEs into those fresh PT pages at launch (the P6b-proven 'direct leaf write into a walker-installed fresh table' pattern). The mail injection uses the reserved last window (k=31); service data windows cap at 31 and use the same fixed layout.
Diffstat (limited to 'kernel/gsp_phys_gpu.c')
-rw-r--r--kernel/gsp_phys_gpu.c20
1 files changed, 20 insertions, 0 deletions
diff --git a/kernel/gsp_phys_gpu.c b/kernel/gsp_phys_gpu.c
index a350ed9..e92e5f1 100644
--- a/kernel/gsp_phys_gpu.c
+++ b/kernel/gsp_phys_gpu.c
@@ -1030,6 +1030,26 @@ int gsp_phys_rmcall_gr_mail_patch_value(void)
EXPORT_SYMBOL_GPL(gsp_phys_rmcall_gr_mail_patch_value);
/*
+ * m106: pre-install the fixed data PT pool (32 windows at
+ * GSP_PHYS_RMCALL_VA_GR_DATA_BASE) during stage 3, before the channel
+ * commit. Post-commit UPDATE_PDE_2 installs are accepted but ineffective
+ * (m101-m105); the ctx-window installs show the pre-commit path is the
+ * one the engine honours. Launch-time work is then only leaf PTE writes
+ * into these freshly installed PT pages. Default 0.
+ */
+static int gsp_phys_rmcall_gr_data_prewin_param;
+module_param_named(gsp_phys_rmcall_gr_data_prewin,
+ gsp_phys_rmcall_gr_data_prewin_param, int, 0644);
+MODULE_PARM_DESC(gsp_phys_rmcall_gr_data_prewin,
+ "Pre-install the data PT window pool in stage 3 (default 0)");
+
+int gsp_phys_rmcall_gr_data_prewin_value(void)
+{
+ return gsp_phys_rmcall_gr_data_prewin_param;
+}
+EXPORT_SYMBOL_GPL(gsp_phys_rmcall_gr_data_prewin_value);
+
+/*
* m95: program each GPC's MMU_CTRL from the hub's PFB MMU_CTRL (the real RM's
* grInitGPCMmuPRIRegs matching-fields copy) before a forwarded launch. The
* GPC-side walker refuses the SM I-fetch with MMU_NACK while hub-side reads