1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
|
/*
* SPDX-FileCopyrightText: Copyright (c) 2014-2020 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#pragma once
#include <nvtypes.h>
//
// This file was generated with FINN, an NVIDIA coding tool.
// Source file: ctrl/ctrla081.finn
//
#include "ctrl/ctrlxxxx.h"
#include "ctrl/ctrl2080/ctrl2080gpu.h"
#include "nv_vgpu_types.h"
/* NVA081_VGPU_CONFIG control commands and parameters */
#define NVA081_CTRL_CMD(cat,idx) NVXXXX_CTRL_CMD(0xA081, NVA081_CTRL_##cat, idx)
/* Command categories (6bits) */
#define NVA081_CTRL_RESERVED (0x00)
#define NVA081_CTRL_VGPU_CONFIG (0x01)
#define NVA081_CTRL_VGPU_CONFIG_INVALID_TYPE 0x00
#define NVA081_MAX_VGPU_TYPES_PER_PGPU 0x40
#define NVA081_MAX_VGPU_PER_PGPU 32
#define NVA081_VM_UUID_SIZE 16
#define NVA081_VGPU_STRING_BUFFER_SIZE 32
#define NVA081_VGPU_SIGNATURE_SIZE 128
#define NVA081_VM_NAME_SIZE 128
#define NVA081_PCI_CONFIG_SPACE_SIZE 0x100
#define NVA081_PGPU_METADATA_STRING_SIZE 256
#define NVA081_EXTRA_PARAMETERS_SIZE 1024
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_SET_INFO
*
* This command sets the vGPU config information in RM
*
* Parameters:
*
* discardVgpuTypes [IN]
* This parameter specifies if existing vGPU configuration should be
* discarded for given pGPU
*
* vgpuInfo [IN]
* This parameter specifies virtual GPU type information
*
* Possible status values returned are:
* NV_OK
* NV_ERR_NOT_SUPPORTED
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_SET_INFO (0xa0810101) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_INFO_PARAMS_MESSAGE_ID" */
/*
* NVA081_CTRL_VGPU_CONFIG_INFO
*
* This structure represents the per vGPU information
*
*/
typedef struct NVA081_CTRL_VGPU_INFO {
// This structure should be in sync with NVA082_CTRL_CMD_HOST_VGPU_DEVICE_GET_VGPU_TYPE_INFO_PARAMS
NvU32 vgpuType;
NvU8 vgpuName[NVA081_VGPU_STRING_BUFFER_SIZE];
NvU8 vgpuClass[NVA081_VGPU_STRING_BUFFER_SIZE];
NvU8 vgpuSignature[NVA081_VGPU_SIGNATURE_SIZE];
NvU8 license[NV_GRID_LICENSE_INFO_MAX_LENGTH];
NvU32 maxInstance;
NvU32 numHeads;
NvU32 maxResolutionX;
NvU32 maxResolutionY;
NvU32 maxPixels;
NvU32 frlConfig;
NvU32 cudaEnabled;
NvU32 eccSupported;
NvU32 gpuInstanceSize;
NvU32 multiVgpuSupported;
NV_DECLARE_ALIGNED(NvU64 vdevId, 8);
NV_DECLARE_ALIGNED(NvU64 pdevId, 8);
NV_DECLARE_ALIGNED(NvU64 profileSize, 8);
NV_DECLARE_ALIGNED(NvU64 fbLength, 8);
NV_DECLARE_ALIGNED(NvU64 gspHeapSize, 8);
NV_DECLARE_ALIGNED(NvU64 fbReservation, 8);
NV_DECLARE_ALIGNED(NvU64 mappableVideoSize, 8);
NvU32 encoderCapacity;
NV_DECLARE_ALIGNED(NvU64 bar1Length, 8);
NvU32 frlEnable;
NvU8 adapterName[NV2080_GPU_MAX_NAME_STRING_LENGTH];
NvU16 adapterName_Unicode[NV2080_GPU_MAX_NAME_STRING_LENGTH];
NvU8 shortGpuNameString[NV2080_GPU_MAX_NAME_STRING_LENGTH];
NvU8 licensedProductName[NV_GRID_LICENSE_INFO_MAX_LENGTH];
NvU32 vgpuExtraParams[NVA081_EXTRA_PARAMETERS_SIZE];
NvU32 ftraceEnable;
NvU32 gpuDirectSupported;
NvU32 nvlinkP2PSupported;
NvU32 multiVgpuExclusive;
NvU32 exclusiveType;
NvU32 exclusiveSize;
// used only by NVML
NvU32 gpuInstanceProfileId;
} NVA081_CTRL_VGPU_INFO;
/*
* NVA081_CTRL_VGPU_CONFIG_INFO_PARAMS
*
* This structure represents the vGPU configuration information
*
*/
#define NVA081_CTRL_VGPU_CONFIG_INFO_PARAMS_MESSAGE_ID (0x1U)
typedef struct NVA081_CTRL_VGPU_CONFIG_INFO_PARAMS {
NvBool discardVgpuTypes;
NV_DECLARE_ALIGNED(NVA081_CTRL_VGPU_INFO vgpuInfo, 8);
NvU32 vgpuConfigState;
} NVA081_CTRL_VGPU_CONFIG_INFO_PARAMS;
/* VGPU Config state values */
#define NVA081_CTRL_VGPU_CONFIG_STATE_UNINITIALIZED 0
#define NVA081_CTRL_VGPU_CONFIG_STATE_IN_PROGRESS 1
#define NVA081_CTRL_VGPU_CONFIG_STATE_READY 2
/*
* NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU
*
* This command enumerates list of vGPU guest instances per pGpu
*
* Parameters:
*
* vgpuType [OUT]
* This parameter specifies the virtual GPU type for this physical GPU
*
* numVgpu [OUT]
* This parameter specifies the number of virtual GPUs created on this physical GPU
*
* guestInstanceInfo [OUT]
* This parameter specifies an array containing guest instance's information for
* all instances created on this physical GPU
*
* guestVgpuInfo [OUT]
* This parameter specifies an array containing guest vgpu's information for
* all vGPUs created on this physical GPU
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU (0xa0810102) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU_PARAMS_MESSAGE_ID" */
/*
* NVA081_GUEST_VM_INFO
*
* This structure represents vGPU guest's (VM's) information
*
* vmPid [OUT]
* This param specifies the vGPU plugin process ID
* vmIdType [OUT]
* This param specifies the VM ID type, i.e. DOMAIN_ID or UUID
* guestOs [OUT]
* This param specifies the vGPU guest OS type
* migrationProhibited [OUT]
* This flag indicates whether migration is prohibited for VM or not
* guestNegotiatedVgpuVersion [OUT]
* This param specifies the vGPU version of guest driver after negotiation
* frameRateLimit [OUT]
* This param specifies the current value of FRL set for guest
* licensed [OUT]
* This param specifies whether the VM is Unlicensed/Licensed
* licenseState [OUT]
* This param specifies the current state of the GRID license state machine
* licenseExpiryTimestamp [OUT]
* License expiry time in seconds since UNIX epoch
* licenseExpiryStatus [OUT]
* License expiry status
* guestDriverVersion [OUT]
* This param specifies the driver version of the driver installed on the VM
* guestDriverBranch [OUT]
* This param specifies the driver branch of the driver installed on the VM
* vmName [OUT]
* This param stores the name assigned to VM (KVM only)
* guestVmInfoState [OUT]
* This param stores the current state of guest dependent fields
*
*/
typedef struct NVA081_GUEST_VM_INFO {
NvU32 vmPid;
VM_ID_TYPE vmIdType;
NvU32 guestOs;
NvU32 migrationProhibited;
NvU32 guestNegotiatedVgpuVersion;
NvU32 frameRateLimit;
NvBool licensed;
NvU32 licenseState;
NvU32 licenseExpiryTimestamp;
NvU8 licenseExpiryStatus;
NV_DECLARE_ALIGNED(VM_ID guestVmId, 8);
NvU8 guestDriverVersion[NVA081_VGPU_STRING_BUFFER_SIZE];
NvU8 guestDriverBranch[NVA081_VGPU_STRING_BUFFER_SIZE];
NvU8 vmName[NVA081_VM_NAME_SIZE];
GUEST_VM_INFO_STATE guestVmInfoState;
} NVA081_GUEST_VM_INFO;
/*
* NVA081_GUEST_VGPU_DEVICE
*
* This structure represents host vgpu device's (assigned to VM) information
*
* eccState [OUT]
* This parameter specifies the ECC state of the virtual GPU.
* One of NVA081_CTRL_ECC_STATE_xxx values.
* bDriverLoaded [OUT]
* This parameter specifies whether driver is loaded on this particular vGPU.
* swizzId [OUT]
* This param specifies the GPU Instance ID or Swizz ID
*
*/
typedef struct NVA081_HOST_VGPU_DEVICE {
NvU32 vgpuType;
NvU32 vgpuDeviceInstanceId;
NV_DECLARE_ALIGNED(NvU64 vgpuPciId, 8);
NvU8 vgpuUuid[VM_UUID_SIZE];
NvU8 mdevUuid[VM_UUID_SIZE];
NvU32 encoderCapacity;
NV_DECLARE_ALIGNED(NvU64 fbUsed, 8);
NvU32 eccState;
NvBool bDriverLoaded;
NvU32 swizzId;
} NVA081_HOST_VGPU_DEVICE;
/* ECC state values */
#define NVA081_CTRL_ECC_STATE_UNKNOWN 0
#define NVA081_CTRL_ECC_STATE_NOT_SUPPORTED 1
#define NVA081_CTRL_ECC_STATE_DISABLED 2
#define NVA081_CTRL_ECC_STATE_ENABLED 3
/*
* NVA081_VGPU_GUEST
*
* This structure represents a vGPU guest
*
*/
typedef struct NVA081_VGPU_GUEST {
NV_DECLARE_ALIGNED(NVA081_GUEST_VM_INFO guestVmInfo, 8);
NV_DECLARE_ALIGNED(NVA081_HOST_VGPU_DEVICE vgpuDevice, 8);
} NVA081_VGPU_GUEST;
/*
* NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU_PARAMS
*
* This structure represents the information of vGPU guest instances per pGpu
*
*/
#define NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU_PARAMS_MESSAGE_ID (0x2U)
typedef struct NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU_PARAMS {
NvU32 vgpuType;
NvU32 numVgpu;
NV_DECLARE_ALIGNED(NVA081_VGPU_GUEST vgpuGuest[NVA081_MAX_VGPU_PER_PGPU], 8);
} NVA081_CTRL_VGPU_CONFIG_ENUMERATE_VGPU_PER_PGPU_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_VGPU_TYPE_INFO
*
* This command fetches vGPU type info from RM.
*
* Parameters:
*
* vgpuType [IN]
* This parameter specifies the virtual GPU type for which vGPU info should be returned.
*
* vgpuTypeInfo [OUT]
* This parameter returns NVA081_CTRL_VGPU_INFO data for the vGPU type specified by vgpuType.
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_VGPU_TYPE_INFO (0xa0810103) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPE_INFO_PARAMS_MESSAGE_ID" */
/*
* NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPE_INFO_PARAMS
*
*/
#define NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPE_INFO_PARAMS_MESSAGE_ID (0x3U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPE_INFO_PARAMS {
NvU32 vgpuType;
NV_DECLARE_ALIGNED(NVA081_CTRL_VGPU_INFO vgpuTypeInfo, 8);
} NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPE_INFO_PARAMS;
/*
* NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPES_PARAMS
* This structure represents supported/creatable vGPU types on a pGPU
*/
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPES_PARAMS {
/*
* [OUT] vGPU config state on a pGPU
*/
NvU32 vgpuConfigState;
/*
* [OUT] Count of supported/creatable vGPU types on a pGPU
*/
NvU32 numVgpuTypes;
/*
* [OUT] - Array of vGPU type ids supported/creatable on a pGPU
*/
NvU32 vgpuTypes[NVA081_MAX_VGPU_TYPES_PER_PGPU];
} NVA081_CTRL_VGPU_CONFIG_GET_VGPU_TYPES_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_SUPPORTED_VGPU_TYPES
*
* This command fetches count and list of vGPU types supported on a pGpu from RM
*
* Parameters:
*
* numVgpuTypes [OUT]
* This parameter returns the number of vGPU types supported on this pGPU
*
* vgpuTypes [OUT]
* This parameter returns list of supported vGPUs types on this pGPU
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
* NV_ERR_NOT_SUPPORTED
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_SUPPORTED_VGPU_TYPES (0xa0810104) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | 0x4" */
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_CREATABLE_VGPU_TYPES
*
* This command fetches count and list of vGPU types creatable on a pGpu from RM
*
* Parameters:
*
* numVgpuTypes [OUT]
* This parameter returns the number of vGPU types creatable on this pGPU
*
* vgpuTypes [OUT]
* This parameter returns list of creatable vGPUs types on this pGPU
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
* NV_ERR_NOT_SUPPORTED
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_CREATABLE_VGPU_TYPES (0xa0810105) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | 0x5" */
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_EVENT_SET_NOTIFICATION
*
* This command sets event notification state for the associated subdevice/pGPU.
* This command requires that an instance of NV01_EVENT has been previously
* bound to the associated subdevice object.
*
* event
* This parameter specifies the type of event to which the specified
* action is to be applied. This parameter must specify a valid
* NVA081_NOTIFIERS value (see cla081.h for more details) and should
* not exceed one less NVA081_NOTIFIERS_MAXCOUNT.
* action
* This parameter specifies the desired event notification action.
* Valid notification actions include:
* NVA081_CTRL_SET_EVENT_NOTIFICATION_DISABLE
* This action disables event notification for the specified
* event for the associated subdevice object.
* NVA081_CTRL_SET_EVENT_NOTIFICATION_SINGLE
* This action enables single-shot event notification for the
* specified event for the associated subdevice object.
* NVA081_CTRL_SET_EVENT_NOTIFICATION_REPEAT
* This action enables repeated event notification for the specified
* event for the associated system controller object.
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_PARAM_STRUCT
* NV_ERR_INVALID_ARGUMENT
* NV_ERR_INVALID_STATE
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_EVENT_SET_NOTIFICATION (0xa0810106) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_EVENT_SET_NOTIFICATION_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_EVENT_SET_NOTIFICATION_PARAMS_MESSAGE_ID (0x6U)
typedef struct NVA081_CTRL_VGPU_CONFIG_EVENT_SET_NOTIFICATION_PARAMS {
NvU32 event;
NvU32 action;
} NVA081_CTRL_VGPU_CONFIG_EVENT_SET_NOTIFICATION_PARAMS;
/* valid event action values */
#define NVA081_CTRL_EVENT_SET_NOTIFICATION_ACTION_DISABLE (0x00000000)
#define NVA081_CTRL_EVENT_SET_NOTIFICATION_ACTION_SINGLE (0x00000001)
#define NVA081_CTRL_EVENT_SET_NOTIFICATION_ACTION_REPEAT (0x00000002)
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_NOTIFY_START
*
* This command notifies the nvidia-vgpu-vfio module with start status.
* It notifies whether start has been successful or not.
*
* mdevUuid
* This parameter specifies the uuid of the mdev device for which start has
* been called.
* vmUuid
* The UUID of VM for which vGPU has been created.
* vmName
* The name of VM for which vGPU has been created.
* returnStatus
* This parameter species whether the vGPU plugin is initialized or not.
* it specifies the error code in case plugin initialization has failed
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_NOTIFY_START (0xa0810107) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_NOTIFY_START_PARAMS_MESSAGE_ID" */
/*
* NVA081_CTRL_VGPU_CONFIG_NOTIFY_START_PARAMS
* This structure represents information of plugin init status.
*/
#define NVA081_CTRL_VGPU_CONFIG_NOTIFY_START_PARAMS_MESSAGE_ID (0x7U)
typedef struct NVA081_CTRL_VGPU_CONFIG_NOTIFY_START_PARAMS {
NvU8 mdevUuid[VM_UUID_SIZE];
NvU8 vmUuid[VM_UUID_SIZE];
NvU8 vmName[NVA081_VM_NAME_SIZE];
NvU32 returnStatus;
} NVA081_CTRL_VGPU_CONFIG_NOTIFY_START_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_MDEV_REGISTER
*
* This command register the GPU to Linux kernel's mdev module for vGPU on KVM.
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_MDEV_REGISTER (0xa0810109) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | 0x9" */
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_SET_VGPU_INSTANCE_ENCODER_CAPACITY
*
* This command is used to set vGPU instance's (represented by vgpuUuid) encoder Capacity.
*
* vgpuUuid
* This parameter specifies the uuid of vGPU assigned to VM.
* encoderCapacity
* Encoder capacity value from 0 to 100. Value of 0x00 indicates encoder performance
* may be minimal for this GPU and software should fall back to CPU-based encode.
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_SET_VGPU_INSTANCE_ENCODER_CAPACITY (0xa0810110) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_VGPU_INSTANCE_ENCODER_CAPACITY_PARAMS_MESSAGE_ID" */
/*
* NVA081_CTRL_VGPU_CONFIG_VGPU_INSTANCE_ENCODER_CAPACITY_PARAMS
*
* This structure represents encoder capacity for vgpu instance.
*/
#define NVA081_CTRL_VGPU_CONFIG_VGPU_INSTANCE_ENCODER_CAPACITY_PARAMS_MESSAGE_ID (0x10U)
typedef struct NVA081_CTRL_VGPU_CONFIG_VGPU_INSTANCE_ENCODER_CAPACITY_PARAMS {
NvU8 vgpuUuid[VM_UUID_SIZE];
NvU32 encoderCapacity;
} NVA081_CTRL_VGPU_CONFIG_VGPU_INSTANCE_ENCODER_CAPACITY_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_VGPU_FB_USAGE
*
* This command is used to get the FB usage of all vGPU instances running on a GPU.
*
* vgpuCount
* This field specifies the number of vGPU devices for which FB usage is returned.
* vgpuFbUsage
* This is an array of type NVA081_VGPU_FB_USAGE, which contains a list of vGPUs
* and their corresponding FB usage in bytes;
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_VGPU_FB_USAGE (0xa0810111) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_VGPU_FB_USAGE_PARAMS_MESSAGE_ID" */
typedef struct NVA081_VGPU_FB_USAGE {
NvU8 vgpuUuid[VM_UUID_SIZE];
NV_DECLARE_ALIGNED(NvU64 fbUsed, 8);
} NVA081_VGPU_FB_USAGE;
/*
* NVA081_CTRL_VGPU_CONFIG_GET_VGPU_FB_USAGE_PARAMS
*
* This structure represents the FB usage information of vGPU instances running on a GPU.
*/
#define NVA081_CTRL_VGPU_CONFIG_GET_VGPU_FB_USAGE_PARAMS_MESSAGE_ID (0x11U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_VGPU_FB_USAGE_PARAMS {
NvU32 vgpuCount;
NV_DECLARE_ALIGNED(NVA081_VGPU_FB_USAGE vgpuFbUsage[NVA081_MAX_VGPU_PER_PGPU], 8);
} NVA081_CTRL_VGPU_CONFIG_GET_VGPU_FB_USAGE_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP
*
* This command is used to query whether pGPU is live migration capable or not.
*
* bMigrationCap
* Set to NV_TRUE if pGPU is migration capable.
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_STATE
* NV_ERR_INVALID_REQUEST
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP (0xa0810112) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP_PARAMS_MESSAGE_ID" */
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP_PARAMS
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP_PARAMS_MESSAGE_ID (0x12U)
typedef struct NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP_PARAMS {
NvBool bMigrationCap;
} NVA081_CTRL_CMD_VGPU_CONFIG_GET_MIGRATION_CAP_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_HOST_FB_RESERVATION
*
* This command is used to get the host FB requirements
*
* hostReservedFb [OUT]
* Amount of FB reserved for the host
* eccAndPrReservedFb [OUT]
* Amount of FB reserved for the ecc and page retirement
* totalReservedFb [OUT]
* Total FB reservation
* vgpuTypeId [IN]
* The Type ID for VGPU profile
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_HOST_FB_RESERVATION (0xa0810113) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_HOST_FB_RESERVATION_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_GET_HOST_FB_RESERVATION_PARAMS_MESSAGE_ID (0x13U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_HOST_FB_RESERVATION_PARAMS {
NV_DECLARE_ALIGNED(NvU64 hostReservedFb, 8);
NV_DECLARE_ALIGNED(NvU64 eccAndPrReservedFb, 8);
NV_DECLARE_ALIGNED(NvU64 totalReservedFb, 8);
NvU32 vgpuTypeId;
} NVA081_CTRL_VGPU_CONFIG_GET_HOST_FB_RESERVATION_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_PGPU_METADATA_STRING
*
* This command is used to get the pGpu metadata string.
*
* pGpuString
* String holding pGpu Metadata
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_REQUEST
* NV_ERR_INVALID_STATE
* NV_ERR_INSUFFICIENT_RESOURCES
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_PGPU_METADATA_STRING (0xa0810114) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_PGPU_METADATA_STRING_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_GET_PGPU_METADATA_STRING_PARAMS_MESSAGE_ID (0x14U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_PGPU_METADATA_STRING_PARAMS {
NvU8 pGpuString[NVA081_PGPU_METADATA_STRING_SIZE];
} NVA081_CTRL_VGPU_CONFIG_GET_PGPU_METADATA_STRING_PARAMS;
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_DOORBELL_EMULATION_SUPPORT (0xa0810115) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_DOORBELL_EMULATION_SUPPORT_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_GET_DOORBELL_EMULATION_SUPPORT_PARAMS_MESSAGE_ID (0x15U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_DOORBELL_EMULATION_SUPPORT_PARAMS {
NvBool doorbellEmulationEnabled;
} NVA081_CTRL_VGPU_CONFIG_GET_DOORBELL_EMULATION_SUPPORT_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_GET_FREE_SWIZZID
*
* This command is used to get free swizzid from RM
*
* gpuPciId [IN]
* This param specifies the PCI device ID of VF on which VM is running
*
* vgpuTypeId [IN]
* This param specifies the Type ID for VGPU profile
*
* swizzId [OUT]
* This param specifies the GPU Instance ID or Swizz ID
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_REQUEST
* NV_ERR_INVALID_STATE
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_GET_FREE_SWIZZID (0xa0810116) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_GET_FREE_SWIZZID_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_GET_FREE_SWIZZID_PARAMS_MESSAGE_ID (0x16U)
typedef struct NVA081_CTRL_VGPU_CONFIG_GET_FREE_SWIZZID_PARAMS {
NvU32 gpuPciId;
NvU32 vgpuTypeId;
NvU32 swizzId;
} NVA081_CTRL_VGPU_CONFIG_GET_FREE_SWIZZID_PARAMS;
/*
* NVA081_CTRL_CMD_PGPU_GET_MULTI_VGPU_SUPPORT_INFO
*
* This command is used to get multi vGPU related info for the physical GPU.
*
* fractionalmultiVgpuSupported [OUT]
* This param specifies whether fractional multi-vGPU is supported
*
* heterogeneousTimesliceProfilesSupported [OUT]
* This param specifies whether concurrent execution of timesliced vGPU profiles of differing types is supported
*
* heterogeneousTimesliceSizesSupported [OUT]
* This param specifies whether concurrent execution of timesliced vGPU profiles of differing framebuffer sizes is supported
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_REQUEST
* NV_ERR_INVALID_STATE
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_PGPU_GET_MULTI_VGPU_SUPPORT_INFO (0xa0810117) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_PGPU_GET_MULTI_VGPU_SUPPORT_INFO_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_PGPU_GET_MULTI_VGPU_SUPPORT_INFO_PARAMS_MESSAGE_ID (0x17U)
typedef struct NVA081_CTRL_PGPU_GET_MULTI_VGPU_SUPPORT_INFO_PARAMS {
NvU32 fractionalmultiVgpuSupported;
NvU32 heterogeneousTimesliceProfilesSupported;
NvU32 heterogeneousTimesliceSizesSupported;
} NVA081_CTRL_PGPU_GET_MULTI_VGPU_SUPPORT_INFO_PARAMS;
/*
* NVA081_CTRL_CMD_GET_VGPU_DRIVER_CAPS
*
* This command is used to get vGPU driver capabilities.
*
* heterogeneousMultiVgpuSupported [OUT]
* This param specifies whether heterogeneous multi-vGPU is supported
*
* Possible status values returned are:
* NV_OK
* NV_ERR_INVALID_REQUEST
* NV_ERR_INVALID_STATE
* NV_ERR_INVALID_ARGUMENT
*/
#define NVA081_CTRL_CMD_GET_VGPU_DRIVER_CAPS (0xa0810118) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_GET_VGPU_DRIVER_CAPS_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_GET_VGPU_DRIVER_CAPS_PARAMS_MESSAGE_ID (0x18U)
typedef struct NVA081_CTRL_GET_VGPU_DRIVER_CAPS_PARAMS {
NvU32 heterogeneousMultiVgpuSupported;
} NVA081_CTRL_GET_VGPU_DRIVER_CAPS_PARAMS;
/*
* NVA081_CTRL_CMD_VGPU_CONFIG_SET_PGPU_INFO
*
* This command is to set pgpu info
*
* fractionalMultiVgpu [IN]
* This param specifies the fractional multivgpu is enabled or disabled on GPU
*
* Possible status values returned are:
* NV_OK
* NV_ERR_OBJECT_NOT_FOUND
*/
#define NVA081_CTRL_CMD_VGPU_CONFIG_SET_PGPU_INFO (0xa0810119) /* finn: Evaluated from "(FINN_NVA081_VGPU_CONFIG_VGPU_CONFIG_INTERFACE_ID << 8) | NVA081_CTRL_VGPU_CONFIG_SET_PGPU_INFO_PARAMS_MESSAGE_ID" */
#define NVA081_CTRL_VGPU_CONFIG_SET_PGPU_INFO_PARAMS_MESSAGE_ID (0x19U)
typedef struct NVA081_CTRL_VGPU_CONFIG_SET_PGPU_INFO_PARAMS {
NvU32 fractionalMultiVgpu;
} NVA081_CTRL_VGPU_CONFIG_SET_PGPU_INFO_PARAMS;
/* _ctrlA081vgpuconfig_h_ */
|