1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
#ifndef _NV_VGPU_IOCTL_H_
#define _NV_VGPU_IOCTL_H_
#include "nvidia-vgpu-vfio.h"
#define NV_VGPU_IOCTL_MAGIC 'N'
#define NV_VGPU_IOCTL_GET_INFO \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x01, struct nv_vgpu_ioctl_get_info)
#define NV_VGPU_IOCTL_MAP_BAR \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x02, struct nv_vgpu_ioctl_map_bar)
#define NV_VGPU_IOCTL_UNMAP_BAR \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x03, struct nv_vgpu_ioctl_unmap_bar)
#define NV_VGPU_IOCTL_ENABLE_IRQ \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x04, struct nv_vgpu_ioctl_irq)
#define NV_VGPU_IOCTL_DISABLE_IRQ \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x05, struct nv_vgpu_ioctl_irq)
#define NV_VGPU_IOCTL_GSP_RPC \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x06, struct nv_vgpu_ioctl_gsp_rpc)
#define NV_VGPU_IOCTL_MIGRATE_SAVE \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x07, struct nv_vgpu_ioctl_migrate)
#define NV_VGPU_IOCTL_MIGRATE_RESTORE \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x08, struct nv_vgpu_ioctl_migrate)
#define NV_VGPU_IOCTL_SET_GSP_FIRMWARE \
_IOWR(NV_VGPU_IOCTL_MAGIC, 0x09, struct nv_vgpu_ioctl_firmware)
struct nv_vgpu_ioctl_get_info {
u32 vgpu_type;
u32 vgpu_id;
u32 gpu_instance_id;
u32 compute_instance_id;
u32 state;
u64 fb_base;
u64 fb_size;
u64 bar0_config_base;
u32 num_bars;
struct {
u32 index;
u64 gpa;
u64 size;
u64 iova;
bool mapped;
bool trapped;
} bars[NV_VGPU_MAX_REGIONS];
};
struct nv_vgpu_ioctl_map_bar {
u32 bar_index;
u64 gpa;
u64 size;
u64 iova;
u32 flags;
};
struct nv_vgpu_ioctl_unmap_bar {
u32 bar_index;
u64 iova;
u64 size;
};
struct nv_vgpu_ioctl_irq {
u32 irq_index;
int fd;
};
struct nv_vgpu_ioctl_gsp_rpc {
u32 type;
u32 flags;
u64 data_ptr;
u32 data_size;
u32 result;
};
struct nv_vgpu_ioctl_migrate {
u64 data_ptr;
u32 data_size;
u32 flags;
int result;
};
struct nv_vgpu_ioctl_firmware {
u32 chip_id;
u64 firmware_ptr;
u32 firmware_size;
u32 firmware_type;
};
int nv_vgpu_ioctl_get_info(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_map_bar(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_unmap_bar(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_enable_irq(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_disable_irq(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_gsp_rpc(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_migrate_save(struct nv_vgpu_device *vgpu, void __user *arg);
int nv_vgpu_ioctl_migrate_restore(struct nv_vgpu_device *vgpu, void __user *arg);
#endif
|
