open-iov.git - Open-IOV vGPU-IO: host-side GSP emulation for unmodified NVIDIA guest drivers

	Commit message (Collapse)	Author	Age
*	kernel: GR context-promote bisection modes 4-17 and server-managed-ctxbuf ↵	Arthur Hanson Rasmusson	10 days
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	registry variant; complete vgsp rename; docs/tooling refresh - gsp_phys_booter: GR promote bisection modes 4-17 (two-phase zero-field VA, batched entries, hVirtMemory, bare VA, KMD SKIP_CTXBUFFER_ALLOC channel, old-interface GPU_INITIALIZE_CTX, FBMEM context buffer, UVM-faithful PA-only, PATCH/PM auxiliary promotes, server-managed no-promote path); PATCH/PM geometry queries and buffers; pre-boot SET_REGISTRY profile selection - gsp_phys_gpu: gsp_phys_rmcall_gr_promote clamp 0..17 and gsp_phys_srv_ctxbuf parameter; registry image variant with RMSetClientRMAllocatedCtxBuffer=0 - vgsp rename across kernel, scripts, tools and docs (module vgsp.ko, /sys/kernel/debug/vgsp/, vgsp-<subsystem>: log prefixes) - risc-v-gsp-rm-debugger user-facing rename and docs/CI refresh; guest-diag tool updates; README/SBOM/install/Makefile sync Live status: CE ladder and P6 guest-copy forwarding green; GR engine context commit still open (all promote shapes accepted or cleanly refused; the channel stays CTXNOTVALID) - see Handoff-vGPU-IO.md Addendum 21 (local).
*	guest-diag: injector handles slow chan_dump (3s wait, last-marker parse)	Arthur Hanson Rasmusson	13 days
\|
*	guest-diag: semfix watcher (stale sem-pool VA->PA from guest truth); ↵	Arthur Hanson Rasmusson	13 days
\| \| \| \|	injector marker-based handle discovery
*	sema-svc: async VA->PA injection queue; guest-diag: fast counter+pin ↵	Arthur Hanson Rasmusson	13 days
\| \| \| \|	injector, wait sampler
*	tools: inject_counters.sh - counter index order is descending by handle	Arthur Hanson Rasmusson	13 days
\| \| \| \| \| \| \| \|	Live verification: the trackers waiting on counter slots idx2/idx3 belong to the channels 2nd/3rd from the top of the ascending handle list, and the only channel whose GPFIFO put advanced to 2 was the 4th from the top, whose tracker polled idx3. Zip descending handles with ascending counter indices by default; ORDER=asc restores creation order.
*	tools: durable guest counter enumeration/injection and VA reader	Arthur Hanson Rasmusson	13 days
	The counter enumeration/injection workflow lived in the guest's /tmp and was lost on every restart. Make it durable under tools/guest-diag: - sem_counters.py: translate a process's per-channel u32 completion counters (16-byte stride in the /dev/nvidiactl counter page) to guest PAs through /proc/<pid>/pagemap; --pairs emits handle,va,pa triples. - sem_slots.py: read/write the counter slots via /proc/<pid>/mem (fallback for the host counter publish). - read_va.py: hex dump a process VA (UVM sysmem GPU VAs are usually valid CPU VAs in the owning process); --u32 for method streams. - inject_counters.sh: host-side one-shot: push the tool, take the GR handles from the live chan_dump, enumerate, then register each counter with sema_counter and pin its VA with sema_map_add. - push_guest_tools.sh: push the new tools after every VM start. - launch_qemu_direct.sh: parameterized mdev UUID/paths instead of a stale hardcoded one; committed so it survives checkouts.