<feed xmlns='http://www.w3.org/2005/Atom'>
<title>open-iov.git/kernel/gsp_phys_vbios.h, branch m32reorder</title>
<subtitle>Open-IOV vGPU-IO: host-side GSP emulation for unmodified NVIDIA guest drivers
</subtitle>
<id>https://git.vgpu.io/open-iov.git/atom?h=m32reorder</id>
<link rel='self' href='https://git.vgpu.io/open-iov.git/atom?h=m32reorder'/>
<link rel='alternate' type='text/html' href='https://git.vgpu.io/open-iov.git/'/>
<updated>2026-10-01T11:22:09+00:00</updated>
<entry>
<title>gsp-phys: read-only FWSEC dry-run mode; match the 6-byte BIT token decode</title>
<updated>2026-10-01T11:22:09+00:00</updated>
<author>
<name>Arthur Hanson Rasmusson</name>
<email>arthur@vgpu.io</email>
</author>
<published>2026-10-01T11:22:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.vgpu.io/open-iov.git/commit/?id=e7c068e2e831c6c85e233578767fffe591876a88'/>
<id>urn:sha1:e7c068e2e831c6c85e233578767fffe591876a88</id>
<content type='text'>
</content>
</entry>
<entry>
<title>gsp-phys: stage 3c FWSEC via VBIOS BIT image plus failure recovery</title>
<updated>2026-10-01T05:06:14+00:00</updated>
<author>
<name>Arthur Hanson Rasmusson</name>
<email>arthur@vgpu.io</email>
</author>
<published>2026-10-01T05:06:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.vgpu.io/open-iov.git/commit/?id=9a038702b1fc6ab867ebd3d6652ac3c7d04d6fff'/>
<id>urn:sha1:9a038702b1fc6ab867ebd3d6652ac3c7d04d6fff</id>
<content type='text'>
</content>
</entry>
</feed>
